Implementation of the universal asynchronous receiver-transmitter on the programmable logical integrated circuit die

The article describes the operating principle and data transmission characteristics of the universal asynchronous receiver-transmitter and shows the practicability of the applied data transfer protocol. It introduces an implementation medium for the universal asynchronous receiver-transmitter on the programmable logical integrated circuit die. We show the advanced features of the programmable logical integrated circuits and present the functional flow charts of the serial data link receiver and transmitter. In order to achieve the set goals, we have examined the programming environment and the description language of the electronic circuits. We have developed the structural flow charts of the device and noted the advantages of applying the designed device in space technology. As a result of our research we have invented a device meeting all the stated conditions.

References

[1] PLIS — integral’nye skhemy programmiruemoy logiki [FPGA — integral schemes of programmable logic]. Available at: http://t-way.ru/articles/programmable-logic-device (accessed 01 September 2017).

[2] Vvedenie v CAN 2.0B interfeys [Introduction to CAN 2.0B interface]. Available at: http://www.microchip.ru/files/d-sheets-rus/an713.pdf (accessed 28 August 2017).

[3] Ivanov Yu.I., Yugay V.Ya. Interfeysy sredstv avtomatizatsii [Interface of automation facilities]. Taganrog, TRTU publ., 2005, 252 p.

[4] Tarasov I. FPGA SPARTAN-3E firmy Xilinx. Novye perspektivy [FPGA SPARTAN-3E by Xilinx. New prospects]. Elektronika: NTB [Electronics: STB], 2005, no. 3, pp. 14–18.

[5] Bibilo P.N. Sistemy proektirovaniya integral’nykh skhem na osnove yazyka VHDL [Development systems for computing units based on VHDL]. Moscow, SOLON-Press publ., 2005, 384 p.

[6] Sergienko A.M. VHDL dlya proektirovaniya vychislitel’nykh ustroystv [VHDL for development computing units]. Kiev, ChP «Korneychuk» publ., TID DS publ., 2003, 208 p.

[7] Korolev N. Programmable logic — Atmel’s side of the story. Chip News, 2000, no. 7. Available at: http://www.chipinfo.ru/literature/chipnews/200007/25.html.

[8] Tarasov I. PLIS Xilinx and digital signal processing. Features, advantages, prospects. Elektronika: NTB [Electronics: STB], 2011, no. 3, p. 70–74.

[9] Karpov S. Development process for FPGA in Actel Libero IDE. P. 1. Komponenty i tekhnologii [Components & Technologies], 2008, no. 87, pp. 50–52.

[10] Karpov S. Actel: New technologies. Advanced solutions. Elektronika: NTB [Electronics: STB], 2007, no. 7, pp. 78–79.

[11] Karpov S. Actel FPGA for portable systems. IGLOO/e family. Elektronika: NTB [Electronics: STB], 2007, no. 8, pp. 67–69.

[12] Murav’yev A.N. Razrabotka tsifrovykh skhem na baze programmiruemoy logiki [Designing digital schemes based on programmable logic]. Samara, SGAU publ., 2010, 68 p.