Interpolation implementation of Bayer pattern to PLIC in video stream processing tasks

Authors: Malygina S.V.
Published in issue: #5(34)/2019
DOI: 10.18698/2541-8009-2019-5-481
Category: Informatics, Computer Engineering and Control | Chapter: Methods and Systems of Information Protection, Information Security
Keywords: PLIC video stream processing, gamma correction, Bayer pattern, bilinear interpolation, image filtering, RAW, RAW converter, parallel programming
Published: 06.06.2019

The paper is concerned with the video system everywhere are replacing standard definition (SD) image system with high definition (HD and Full HD). The number of pixels in the frame increases significantly, respectively, the complexity of designing video processing systems increases: encoding and decoding in HD systems require much higher performance and a single processor is not enough. Increased requirements for streaming image processing systems have become the impetus for the application of video processing of programmable logic integrated circuits (PLIC) which increase its speed through the parallel execution of tasks. The author showed the functional diagram and the result of the development of a software and hardware complex built on PLIC with the subsequent processing of frames received from the matrix. It is reported that the author implemented a bilinear interpolation according to the Bayer pattern for frames with different exposures and the gamma correction improving the perception of the picture.

References

[1] Shapka S.V., Bratulin A.V., Ustyukov D.I. Affine transformations of images based on a fragmentary sampling on FPGA. Izvestiya TulGU. Tekhnicheskie nauki [News of the Tula state university. Technical science], 2015, no. 9, pp. 287–296 (in Russ.).

[2] Steshenko V.B. Modern DSP algorithms: opportunities of realization. Elektronika: nauka, tekhnologiya, biznes [Electronics: Science, Technology, Business], 1999, no. 1, pp. 54–57 (in Russ.).

[3] Aminev D.A., Fokin A.N. Methods of selection of personnel sync pulse input in uncompressed video stream from a unidirectional single-bit digital lines and their implementation on FPGA. Tsifrovaya obrabotka signalov [Digital Signal Processing], 2014, no. 1, pp. 52–55 (in Russ.).

[4] Pankratov V.G., Karikh A.A., Panfilov V.N., et al. Calculation of uncertainty function for passive radar by means of FPGA and GPU. Tsifrovaya obrabotka signalov [Digital Signal Processing], 2014, no. 1, pp. 56–65 (in Russ.).

[5] Zynq-7000 SoC. xilinx.com: website. URL: http://www.xilinx.com/products/silicon-devices/soc/zynq-7000.html/ (accessed: 15.04.2019).

[6] Crockett L.H., Elliot R.A., Enderwitz M.A., et al. The Zynq book. Strathclyde Academic Media, 2014.

[7] Lysakov K.F., Shadrin M.Yu. Specific of using FPGA based devices for sequence of image processing. Vestnik Novosibirskogo gosudarstvennogo universiteta. Ser.: Informatsionnye tekhnologii [Vestnik NSU. Series: Information Technologies], 2009, vol. 7, no. 3, pp. 15–22 (in Russ.).

[8] LabVIEW FPGA. ni.com: website. URL: http://www.ni.com/labview/fpga (accessed: 15.04.2019).